

DSP Microcomputer

ADSP-2187L

FEATURES

PERFORMANCE

25 ns Instruction Cycle Time @ 3.3 Volts, 40 MIPS Sustained Performance

Single-Cycle Instruction Execution

Single-Cycle Context Switch

3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle

Multifunction Instructions

Power-Down Mode Featuring Low CMOS Standby Power Dissipation with 400 Cycle Recovery from Power-Down Condition

Low Power Dissipation in Idle Mode

INTEGRATION

ADSP-2100 Family Code Compatible, with Instruction Set Extensions

160K Bytes of On-Chip RAM, Configured as 32K Words On-Chip Program Memory RAM and 32K Words On-Chip Data Memory RAM

Dual Purpose Program Memory for Both Instruction and Data Storage

Independent ALU, Multiplier/Accumulator, and Barrel Shifter Computational Units

Two Independent Data Address Generators

Powerful Program Sequencer Provides Zero Overhead Looping Conditional Instruction Execution

Programmable 16-Bit Interval Timer with Prescaler 100-Lead TQFP

SYSTEM INTERFACE

16-Bit Internal DMA Port for High Speed Access to On-Chip Memory (Mode Selectable)

4 MByte Memory Interface for Storage of Data Tables and Program Overlays (Mode Selectable)

8-Bit DMA to Byte Memory for Transparent Program and Data Memory Transfers (Mode Selectable)

I/O Memory Interface with 2048 Locations Supports Parallel Peripherals (Mode Selectable)

Programmable Memory Strobe and Separate I/O Memory Space Permits "Glueless" System Design

Programmable Wait State Generation

Two Double-Buffered Serial Ports with Companding Hardware and Automatic Data Buffering

Automatic Booting of On-Chip Program Memory from Byte-Wide External Memory, e.g., EPROM, or Through Internal DMA Port

Six External Interrupts


13 Programmable Flag Pins Provide Flexible System Signaling

*ICE-Port is a trademark of Analog Devices, Inc.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM



UART Emulation through Software SPORT Reconfiguration ICE-Port™ Emulator Interface Supports Debugging in Final Systems

GENERAL NOTE

This data sheet represents preliminary (x- grade) specifications for the ADSP-2187L 3.3V processor.

GENERAL DESCRIPTION

The ADSP-2187L is a single-chip microcomputer optimized for digital signal processing (DSP) and other high speed numeric processing applications.

The ADSP-2187L combines the ADSP-2100 family base architecture (three computational units, data address generators and a program sequencer) with two serial ports, a 16-bit internal DMA port, a byte DMA port, a programmable timer, Flag I/O, extensive interrupt capabilities, and on-chip program and data memory.

The ADSP-2187L integrates 160K bytes of on-chip memory configured as 32K words (24-bit) of program RAM , and 32K words (16-bit) of data RAM . Power down circuitry is also provided to meet the low power needs of battery operated portable equipment. The ADSP-2187L is available in 100-lead TQFP package.

In addition, the ADSP-2187L supports new instructions, which include bit manipulations—bit set, bit clear, bit toggle, bit test—new ALU constants, new multiplication instruction (x squared), biased rounding, result free ALU operations, I/O memory transfers, and global interrupt masking, for increased flexibility.

Fabricated in a high speed, low power, CMOS process, the ADSP-2187L operates with a 25 ns instruction cycle time. Every instruction can execute in a single processor cycle.

ADSP-2187L

The ADSP-2187L's flexible architecture and comprehensive instruction set allow the processor to perform multiple operations in parallel. In one processor cycle the ADSP-2187L can:

- G enerate the next program address
- Fetch the next instruction
- · Perform one or two data moves
- U pdate one or two data address pointers
- · Perform a computational operation

This takes place while the processor continues to:

- Receive and transmit data through the two serial ports
- Receive and/or transmit data through the internal DMA port
- Receive and/or transmit data through the byte D M A port
- D ecrement timer

DEVELOPMENT SYSTEM

The ADSP-2100 Family Development Software, a complete set of tools for software and hardware system development, supports the ADSP-2187L. The System Builder provides a high level method for defining the architecture of systems under development. The Assembler has an algebraic syntax that is easy to program and debug. The Linker combines object files into an executable file. The Simulator provides an interactive instruction-level simulation with a reconfigurable user interface to display different portions of the hardware environment.

A PROM Splitter generates PROM programmer compatible files. The C C ompiler, based on the Free Software Foundation's GNU C Compiler, generates ADSP-2187L assembly source code. The source code debugger allows programs to be corrected in the C environment. The Runtime Library includes over 100 ANSI-standard mathematical and DSP-specific functions.

The EZ-KIT Lite is a hardware/software kit offering a complete development environment for the entire ADSP-21xx family: an ADSP-218x based evaluation board with PC monitor software plus Assembler, Linker, Simulator, and PROM Splitter software. The ADSP-218x EZ-KIT Lite is a low cost, easy to use hardware platform on which you can quickly get started with your DSP software design. The EZ-KIT Lite includes the following features:

- 33 M H z A D SP-218x
- Full 16-bit Stereo Audio I/O with AD 1847 SoundPort®Codec
- RS-232 Interface to PC with Windows 3.1 Control Software
- EZ-ICE® Connector for Emulator Control
- DSP Demo Programs

The ADSP-218x EZ-ICE [®] E mulator aids in the hardware debugging of ADSP-2187L system. The emulator consists of hardware, host computer resident software and the target board connector. The ADSP-2187L integrates on-chip emulation support with a 14-pin ICE-Port interface. This interface provides a simpler target board connection requiring fewer mechanical clearance considerations than other ADSP-2100 Family EZ-ICEs. The ADSP-2187L device need not be removed from the target system when using the EZ-ICE, nor are any adapters needed. Due to the small footprint of the EZ-ICE connector, emulation can be supported in final board designs.

The EZ-ICE performs a full range of functions, including:

- · In-target operation
- Up to 20 breakpoints
- Single-step or full-speed operation
- Registers and memory values can be examined and altered
- PC upload and download functions
- Instruction-level emulation of program booting and execution
- · Complete assembly and disassembly of instructions
- C source-level debugging

See "D esigning An EZ-ICE-C ompatible T arget System" in the ADSP-2100 Family EZ-Tools M anual (ADSP-2181 sections) as well as the "D esigning an EZ-ICE compatible System" section of this data sheet for the exact specifications of the EZ-ICE target board connector.

Additional Information

T his data sheet provides a general overview of ADSP-2187L functionality. For additional information on the architecture and instruction set of the processor, refer to the ADSP-2100 Family U ser's M anual. For more information about the development tools, refer to the ADSP-2100 Family D evelopment T ools D ata Sheet.

ARCHITECTURE OVERVIEW

The ADSP-2187L instruction set provides flexible data moves and multifunction (one or two data moves with a computation) instructions. Every instruction can be executed in a single processor cycle. The ADSP-2187L assembly language uses an algebraic syntax for ease of coding and readability. A comprehensive set of development tools supports program development.




Figure 1. Functional Block Diagram

Figure 1 is an overall block diagram of the AD SP-2187L . The processor contains three independent computational units: the ALU, the multiplier/accumulator (MAC) and the shifter. The computational units process 16-bit data directly and have provisions to support multiprecision computations. The ALU performs a standard set of arithmetic and logic operations; division primitives are also supported. The MAC performs single-cycle multiply, multiply/add and multiply/subtract operations with 40 bits of accumulation. The shifter performs logical and arithmetic shifts, normalization, denormalization and derive exponent operations.

The shifter can be used to efficiently implement numeric format control including multiword and block floating-point representations.

-2- REV. 0

^{*}EZ-ICE and SoundPort are registered trademarks of Analog D evices, Inc.

The internal result (R) bus connects the computational units so that the output of any unit may be the input of any unit on the next cycle.

A powerful program sequencer and two dedicated data address generators ensure efficient delivery of operands to these computational units. The sequencer supports conditional jumps, subroutine calls and returns in a single cycle. With internal loop counters and loop stacks, the ADSP-2187L executes looped code with zero overhead; no explicit jump instructions are required to maintain loops.

T wo data address generators (DAGs) provide addresses for simultaneous dual operand fetches (from data memory and program memory). Each DAG maintains and updates four address pointers. Whenever the pointer is used to access data (indirect addressing), it is post-modified by the value of one of four possible modify registers. A length value may be associated with each pointer to implement automatic modulo addressing for circular buffers.

Efficient data transfer is achieved with the use of five internal buses:

- Program M emory Address (PMA) Bus
- Program Memory Data (PMD) Bus
- Data Memory Address (DMA) Bus
- Data Memory Data (DMD) Bus
- Result (R) Bus

The two address buses (PMA and DMA) share a single external address bus, allowing memory to be expanded off-chip, and the two data buses (PMD and DMD) share a single external data bus. Byte memory space and I/O memory space also share the external buses.

Program memory can store both instructions and data, permitting the ADSP-2187L to fetch two operands in a single cycle, one from program memory and one from data memory. The ADSP-2187L can fetch an operand from program memory and the next instruction in the same cycle.

In lieu of the address and data bus for external memory connection, the AD SP-2187L may be configured for 16-bit Internal DMA port (IDMA port) connection to external systems. The IDMA port is made up of 16 data/address pins and five control pins. The IDMA port provides transparent, direct access to the DSPs on-chip program and data RAM.

An interface to low cost byte-wide memory is provided by the Byte DMA port (BDMA port). The BDMA port is bidirectional and can directly address up to four megabytes of external RAM or ROM for off-chip storage of program overlays or data tables.

The byte memory and I/O memory space interface supports slow memories and I/O memory-mapped peripherals with programmable wait state generation. External devices can gain control of external buses with bus request/grant signals (\overline{BR} , \overline{BGH} , and \overline{BG}). One execution mode (G o M ode) allows the ADSP-2187L to continue running from on-chip memory. Normal execution mode requires the processor to halt while buses are granted.

The ADSP-2187L can respond to eleven interrupts. There can be up to six external interrupts (one edge-sensitive, two level-sensitive and three configurable) and seven internal interrupts generated by the timer, the serial ports (SPORTs), the Byte DMA port and the power-down circuitry. There is also a master \overline{RESET} signal. The two serial ports provide a complete synchronous serial interface with optional companding in hardware and a wide variety of framed or frameless data transmit and receive modes of operation.

Each port can generate an internal programmable serial clock or accept an external serial clock.

The ADSP-2187L provides up to 13 general-purpose flag pins. The data input and output pins on SPORT1 can be alternatively configured as an input flag and an output flag. In addition, there are eight flags that are programmable as inputs or outputs and three flags that are always outputs.

A programmable interval timer generates periodic interrupts. A 16-bit count register (TCOUNT) is decremented every n processor cycles, where n is a scaling value stored in an 8-bit register (TSCALE). When the value of the count register reaches zero, an interrupt is generated and the count register is reloaded from a 16-bit period register (TPERIOD).

Serial Ports

The ADSP-2187L incorporates two complete synchronous serial ports (SPORT 0 and SPORT 1) for serial communications and multiprocessor communication.

Here is a brief list of the capabilities of the ADSP-2187L SPORTs. For additional information on Serial Ports, refer to the ADSP-2100 Family User's M anual.

- SPORTs are bidirectional and have a separate, doublebuffered transmit and receive section.
- SPORTs can use an external serial clock or generate their own serial clock internally.
- SPORTs have independent framing for the receive and transmit sections. Sections run in a frameless mode or with frame synchronization signals internally or externally generated.
 Frame sync signals are active high or inverted, with either of two pulse widths and timings.
- SPORTs support serial data word lengths from 3 to 16 bits and provide optional A-law and μ-law companding according to CCITT recommendation G.711.
- SPORT receive and transmit sections can generate unique interrupts on completing a data word transfer.
- SPORTs can receive and transmit an entire circular buffer of data with only one overhead cycle per data word. An interrupt is generated after a data buffer transfer.
- SPORT 0 has a multichannel interface to selectively receive and transmit a 24 or 32 word, time-division multiplexed, serial bitstream.
- SPORT1 can be configured to have two external interrupts $(\overline{IRQ0} \text{ and } \overline{IRQ1})$ and the Flag In and Flag Out signals. The internally generated serial clock may still be used in this configuration.

Pin Descriptions

The ADSP-2187L will be available in a 100-lead TQFP package. In order to maintain maximum functionality and reduce package size and pin count, some serial port, programmable flag, interrupt and external bus pins have dual, multiplexed functionality. The external bus pins are configured during RESET only, while serial port pins are software configurable during program execution. Flag and interrupt functionality is retained concurrently on multiplexed pins. In cases where pin functionality is reconfigurable, the default state is shown in plain text; alternate functionality is shown in italics.

ADSP-2187L

COMMON-MODE PIN DESCRIPTIONS

Pin Name(s)	# of Pins	Input/ Output	Function
RESET	1	1	Processor Reset Input
$\overline{\mathrm{BR}}$	1	1	Bus Request Input
$\overline{\mathrm{BG}}$	1	0	Bus Grant Output
$\overline{\text{BGH}}$	1	0	Bus Grant Hung Output
$\overline{\mathrm{DMS}}$	1	0	Data Memory Select Output
\overline{PMS}	1	0	Program M emory Select Output
IOMS	1	0	M emory Select Output
$\overline{\mathrm{BMS}}$	1	0	Byte M emory Select Output
\overline{CMS}	1	0	Combined Memory Select Output
$\overline{ ext{RD}}$	1	0	M emory Read Enable Output
$\overline{\mathrm{WR}}$	1	0	M emory Write Enable Output
IRQ2/	1	I	Edge- or Level-Sensitive Interrupt Request ¹
PF7		1/0	Programmable I/O Pin
ĪRQL0/	1	1	L evel-Sensitive Interrupt R equests ¹
PF6		1/0	Programmable I/O Pin
ĪRQL1/	1	1	L evel-Sensitive Interrupt Requests ¹
PF5		1/0	Programmable I/O Pin
ĪRQE/	1		Edge-Sensitive Interrupt Requests ¹
PF 4	_	1/0	Programmable I/O Pin
M ode D/	1	., o 	M ode Select Input— C hecked
·	•		Only During RESET
PF3		1/0	Programmable I/O Pin During Normal Operation
M ode C/	1	I	M ode Select Input— C hecked Only D uring RESET
PF2		I/O	Programmable I/O Pin During Normal Operation
M ode B/	1	I	M ode Select Input—C hecked Only During RESET
PF1		1/0	Programmable I/O Pin During
Mode A/	1	ı	N ormal Operation M ode Select Input—Checked
Mode A	1		Only During RESET 1
PF0		1/0	Programmable I/O Pin During Normal Operation
CLKIN,			
XTAL	2	I	Clock or Quartz Crystal Input
CLKOUT	1	0	Processor Clock Output
SPORT 0	5	1/0	Serial Port I/O Pins
SPORT1	5	1/0	Serial Port I/O Pins
$\overline{\text{IRQ1}}:\overline{0}$			Edge- or Level-Sensitive Interrupts,
FI, FO			Flag In, Flag Out ²
$\overline{ ext{PWD}}$	1	1	Power-Down Control Input
PWDACK	1	0	Power-Down Control Output
FLO, FL1,			
FL2 VDD and	3	0	Output Flags
GND	16	1	Power and Ground
EZ-Port	9	I/O	For Emulation Use

NOTES

¹Interrupt/Flag Pins retain both functions concurrently. If IM ASK is set to enable the corresponding interrupts, then the DSP will vector to the appropriate interrupt vector address when the pin is asserted, either by external devices, or set as a programmable flag.

²SPORT configuration determined by the DSP System Control Register. Software configurable.

Memory Interface Pins

The ADSP-2187L processor can be used in one of two modes, Full M emory M ode, which allows BDM A operation with full external overlay memory and I/O capability, or H ost M ode, which allows IDM A operation with limited external addressing capabilities. The operating mode is determined by the state of the M ode C pin during RESET and cannot be changed while the processor is running.

FULL MEMORY MODE PINS (MODE C = 0)

Pin Name(s)	# of Pins	Input/ Output	Function
A13:0	14	0	Address Output Pins for Program, Data, Byte and I/O Spaces
D 23:0	24	I/O	Data I/O Pins for Program, Data, Byte and I/O Spaces (8 M SBs are also used as Byte M emory addresses)

HOST MODE PINS (MODE C = 1)

Pin Name(s)	# of Pins	Input/ Output	Function
IAD 15:0	16	I/O	IDMA Port Address/Data Bus
Α0	1	0	Address Pin for External I/O, Program, Data, or Byte access
D 23:8	16	1/0	D ata I/O Pins for Program, D ata Byte and I/O spaces
ĪWR	1	1	IDMA Write Enable
ĪRD	1	I	IDMA Read Enable
IAL	1	1	IDMA Address Latch Pin
ĪS	1	I	IDMA Select
ĪACK	1	0	IDMA Port Acknowledge Configurable in Mode D; Open Drain

 $\frac{In\ H\ ost\ M}{CMS}, \frac{M\ ode,\ external\ peripheral\ addresses}{IOMS}$ and $\frac{IOMS}{IOMS}$ signals

Interrupts

The interrupt controller allows the processor to respond to the eleven possible interrupts and reset with minimum overhead. The ADSP-2187L provides four dedicated external interrupt input pins, $\overline{IRQ2}$, $\overline{IRQL0}$, $\overline{IRQL1}$ and \overline{IRQE} . In addition, SPORT1 may be reconfigured for $\overline{IRQ0}$, $\overline{IRQ1}$, FLAG_IN and FLAG_OUT, for a total of six external interrupts. The ADSP-2187L also supports internal interrupts from the timer, the byte DMA port, the two serial ports, software and the power-down control circuit. The interrupt levels are internally prioritized and individually maskable (except power down and reset). The $\overline{IRQ2}$, $\overline{IRQ0}$ and $\overline{IRQ1}$ input pins can be programmed to be either level- or edge-sensitive. $\overline{IRQL0}$ and $\overline{IRQL1}$ are level-sensitive and \overline{IRQE} is edge sensitive. The priorities and vector addresses of all interrupts are shown in Table I.

-4- REV. 0